ȸ α â


α ޴
 󼼺
FIR Digital Filter Design with Python and Verilog


FIR Digital Filter Design with Python and Verilog

<> | ̺

Ⱓ
2014-05-02
ePub
뷮
6 M
PCƮºPC
Ȳ
1, 0, 0
å α׷ ġ ȵǽó?å α׷  ġ
 Ұ
ټ

 Ұ

å FIR ͸ ϴ ̴. IC 迡 ʿ ּ ũ ͸  ϴ Python Verilog  ۼ ֵ Ͽ iverilog gtkwave compile ϰ simulation ֵ Ͽ.

Chapter 01
Chapter 02
Chapter 03
1. ȯ ϱ
1.1 Python ġϱ
1.2 Scipy ġϱ
1.3 Numpy ġϱ
1.4 Matplotlib ġϱ
1.5 AcroEdit ġ
1.6 Icarus Verilog ġ
1.7 ȯ ¾
1.8 Path
1.9 ȯ ׽Ʈ
2. Python FIR ϱ
2.1 FIR
2.2 (Specification) ϱ
2.3 ļ Ư ׷ ϱ
2.4 Python ϱ
2.5 ȭϱ
2.6 Group Delay Ư
3. Verilog FIR ϱ
3.1 FIR ϵ
3.2 Verilog ü ڵ мϱ
3.3 Testbench м
4. Iverilog GtkWave ؼ Ȯϱ
5. Appendix A

ټ

  • 10
  • 8
  • 6
  • 4
  • 2

(ѱ 40̳)
侲
Ʈ
 ۼ ۼ õ

ϵ ϴ.